Design for Manufacturability and Yield for Nano-Scale CMOS
Written for: ASIC/ SOC designers, EDA R&D engineers, professors and graduate students
ES + RS + DF | PDF | 11.71MB
Design for Manufacturability and Yield for Nano-Scale CMOS
Written for: ASIC/ SOC designers, EDA R&D engineers, professors and graduate students
ES + RS + DF | PDF | 11.71MB